A timing-driven multi-way partiioning system for integrated circuits and multi-chip systems /

Thesis (Ph. D.)--University of Washington, 1994. / Vita. Includes bibliographical references (leaves [160]-175).

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/31690755
Date January 1994
CreatorsRoy, Kalapi.
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
TypeTheses
SourceConnect to this title online; UW restricted

Page generated in 0.0034 seconds