Return to search

CMOS gate delay, power measurements and characterization with logical effort and logical power

Thesis (M. S.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2010. / Committee Chair: Paul Hasler; Committee Member: David V Anderson; Committee Member: Saibal Mukhopadhyay. Part of the SMARTech Electronic Thesis and Dissertation Collection.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/642318325
Date January 2009
CreatorsWunderlich, Richard Bryan.
PublisherAtlanta, Ga. : Georgia Institute of Technology,
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceAvailable online, Georgia Institute of Technology:

Page generated in 0.0015 seconds