Return to search

Processor memory traffic characteristics for on-chip cache

The motivation of this research is to study different cache designs for on-chip
caches that improve processor performance and at the same time
minimize the degradation to system performance caused by an increase in
the processor memory traffic. As VLSI technology advances we can have
bigger and more complex on-chip caches that could not have been possible
a few years ago. Results derived from on-chip caches and performance
issues are basically similar to off-chip caches. In this study, we will
concentrate on single level on-chip caches though there are many
interesting issues relating system performance, memory traffic and
multi-level caches. / Graduation date: 1992

Identiferoai:union.ndltd.org:ORGSU/oai:ir.library.oregonstate.edu:1957/36922
Date16 April 1992
CreatorsHo, Yui Luen, Ho, Jeremy Yui Luen
ContributorsRathja, Roy C.
Source SetsOregon State University
Languageen_US
Detected LanguageEnglish
TypeThesis/Dissertation

Page generated in 0.0021 seconds