Return to search

OPTIMIZATION APPROACHES FOR ANALOG KERNEL TO SPEEDUP VHDL-AMS SIMULATION

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:ucin1021911691
Date21 May 2002
CreatorsAGRAWAL, SHISHIR
PublisherUniversity of Cincinnati / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageGerman
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=ucin1021911691
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 0.0018 seconds