Return to search

LOW POWER CONTROLLER MAPPING BY DISABLING THE EMBEDDED MEMORY BLOCKS IN FPGAs

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:ucin1178109590
Date02 July 2007
CreatorsJANARTHANAN, ARUN
PublisherUniversity of Cincinnati / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageGerman
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=ucin1178109590
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 0.0024 seconds