<p> Soft errors caused by radiation are a common problem in spaceflight due to the intense radiation environment of space. Single Error Correction (SEC) Error Correcting Codes (ECCs) are a traditional approach to solve this problem, but with the increasing density of IC architectures, multiple-bit errors are becoming more common. Double Error Correction (DEC) ECCs are costly, but codes between DEC and SEC, which take advantage of the spatial locality of bit errors and correct only adjacent double-bit errors, have been found by others. In this thesis, one of those codes is implemented and evaluated on a Spartan-6 FPGA. The results of several error trials are presented herein, along with implementation details, including the source code. Tables of the trial results and the specific FPGA resources used are also presented. The implementation is found to have a non-negligible area cost, but low latency cost. Another implementation of this same ECC with potentially low area but high latency is also described. When errors well beyond the ECC’s capability, such as multiple single-bit errors, or four-bit errors, are injected, around 30% of the time the code erroneously claims to have fixed an error. In these same circumstances, however, the ECC implementation hardly ever (0.2%) claims that no error has occurred. This suggests that a simple extension to a more conservative ECC which flushes data on any error could be used in situations with error rates that surpass the ECC’s capability to maintain data integrity.</p>
| Identifer | oai:union.ndltd.org:PROQUEST/oai:pqdtoai.proquest.com:10196051 |
| Date | 29 December 2016 |
| Creators | Malley, Brian J. |
| Publisher | California State University, Long Beach |
| Source Sets | ProQuest.com |
| Language | English |
| Detected Language | English |
| Type | thesis |
Page generated in 0.002 seconds