This thesis presents a new technique, the don't-care propagation method, for logic design verification and functional error location in which a gate-level implementation of a circuit is compared with a functional-level specification. In this method, test pattern set which is generated to detect single stuck-line faults in the gate-level implementation, are used to compare the gate-level implementation with the functional-level specification. In the presence of logic design errors, such a test set will produce responses in the implementation that disagree with the responses in the specification. In the verification phase of the design of logic circuits using the top-down approach, it is necessary not only to detect but also to locate the source of any inconsistency that may exit between the functional-level specification and the gate-level implementation. The proposed technique determines the region which contains the function error. This method has very high resolution that the region usually contains a single gate or a line and therefore, reduces the time required for debugging by the designers.
| Identifer | oai:union.ndltd.org:arizona.edu/oai:arizona.openrepository.com:10150/277847 |
| Date | January 1991 |
| Creators | Hsu, Yaw-Dong, 1959- |
| Contributors | Kuo, Sy-Yen |
| Publisher | The University of Arizona. |
| Source Sets | University of Arizona |
| Language | en_US |
| Detected Language | English |
| Type | text, Thesis-Reproduction (electronic) |
| Rights | Copyright © is held by the author. Digital access to this material is made possible by the University Libraries, University of Arizona. Further transmission, reproduction or presentation (such as public display or performance) of protected items is prohibited except with permission of the author. |
Page generated in 0.0019 seconds