Return to search

Modelling and verification in structured integrated circuit design

No description available.
Identiferoai:union.ndltd.org:bl.uk/oai:ethos.bl.uk:252848
Date January 1980
CreatorsBuchanan, Irene
PublisherUniversity of Edinburgh
Source SetsEthos UK
Detected LanguageEnglish
TypeElectronic Thesis or Dissertation
Sourcehttp://hdl.handle.net/1842/13224

Page generated in 0.0025 seconds