Return to search

Hardware Implementation Of Conditional Motion Estimation In Video Coding

This thesis presents the rate distortion analysis of conditional motion estimation, a process in which motion computation is restricted to only active pixels in the video. We model active pixels as independent and identically distributed Gaussian process and inactive pixels as Gaussian-Markov process and derive the rate distortion function based on conditional motion estimation. Rate-Distortion curves for the conditional motion estimation scheme are also presented. In addition this thesis also presents the hardware implementation of a block based motion estimation algorithm. Block matching algorithms are difficult to implement on FPGA chip due to its complexity. We implement 2D-Logarithmic search algorithm to estimate the motion vectors for the image. The matching criterion used in the algorithm is Sum of Absolute Differences (SAD). VHDL code for the motion estimation algorithm is verified using ISim and is implemented using Xilinx ISE Design tool. Synthesis results for the algorithm are also presented.

Identiferoai:union.ndltd.org:unt.edu/info:ark/67531/metadc103341
Date12 1900
CreatorsKakarala, Avinash
ContributorsMehta, Gayatri, Namuduri, Kamesh, Guturu, Parthsarathy
PublisherUniversity of North Texas
Source SetsUniversity of North Texas
LanguageEnglish
Detected LanguageEnglish
TypeThesis or Dissertation
FormatText
RightsPublic, Kakarala, Avinash, Copyright, Copyright is held by the author, unless otherwise noted. All rights Reserved.

Page generated in 0.0022 seconds