NDLTD Global ETD Search
New Search
Return to search
Using lazy instruction prediction to reduce processor wakeup power dissipation
No description available.
Links & Downloads
http://hdl.handle.net/1828/581
Tags
Computer architecture
Additional Fields
Identifer
oai:union.ndltd.org:uvic.ca/oai:dspace.library.uvic.ca:1828/581
Date
10 April 2008
Creators
Homayoun, Houman
Contributors
Baniasadi, Amirali
Source Sets
University of Victoria
Detected Language
English
Page generated in 0.0262 seconds