Spelling suggestions: "subject:"[een] CHIP"" "subject:"[enn] CHIP""
121 |
Process development of double bump flip chip with enhanced reliability and finite element analysisYan, Wei, Johnson, R. Wayne, January 2005 (has links) (PDF)
Dissertation (Ph.D.)--Auburn University, 2005. / Abstract. Vita. Includes bibliographic references.
|
122 |
A unified hardware-software framework for evaluating power consumption of embedded system-on-a-chip designsTalarico, Claudio. January 2004 (has links)
Thesis (Ph. D.)--University of Hawaii at Manoa, 2004. / Includes bibliographical references (leaves 118-126).
|
123 |
Automatic generation of instruction sequences for software-based self-test of processors and systems-on-a-chipGurumurthy, Sankaranarayanan. January 1900 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 2008. / Vita. Includes bibliographical references.
|
124 |
Performance evaluation of wireless Networks on ChipChang, Jyun-Lyang. January 2009 (has links) (PDF)
Thesis (M.S. in electrical engineering)--Washington State University, May 2009. / Title from PDF title page (viewed on July 21, 2009). "School of Electrical Engineering and Computer Science." Includes bibliographical references (p. 42-43).
|
125 |
Entwicklung eines DNS-Mikroarrays zur verlässlichen Identifizierung von Escherichia coli SicherheitsstämmenBauer, Andreas January 2008 (has links) (PDF)
München, Techn. Univ., Diss., 2008.
|
126 |
Bose-Einstein-Kondensate in Mikrochip-FallenHommelhoff, Peter. Unknown Date (has links) (PDF)
Universiẗat, Diss., 2002--München.
|
127 |
Thermomechanische Effekte dünner Schichten auf integrierten Schaltkreisen bei Flip-Chip-Anwendungen /Jaeckle, Philippe. Unknown Date (has links)
Techn. Universiẗat, Diss., 2005--Berlin.
|
128 |
Evaluating hardware/software partitioning and an embedded Linux port of the Virtex-II pro development systemLin, Hsiang-Ling Jamie. January 2006 (has links) (PDF)
Thesis (M.S. in computer engineering)--Washington State University, May 2006. / Includes bibliographical references (p. 63-64).
|
129 |
Performance evaluation of fault tolerant methodologies for network on chip architectureZhu, Haibo, January 2007 (has links) (PDF)
Thesis (M.S. in electrical engineering)--Washington State University, August 2007. / Includes bibliographical references (p. 57-59).
|
130 |
On-chip calibration and compensation techniques for wireless SoCs /Bashir, Imran, January 2008 (has links)
Thesis (M.S.)--University of Texas at Dallas, 2008. / Includes vita. Includes bibliographical references (leaves 148-150)
|
Page generated in 0.0307 seconds