• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • Tagged with
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

[en] DIGITAL COMPUTER SIMULATION OF DIGITAL CIRCUITS AS A TOOL TO GENERATE TEST SEQUENCES / [pt] SIMULAÇÃO DE CIRCUITOS DIGITAIS, VIA COMPUTADOR, ORIENTADA PARA VERIFICAR A CAPACIDADE DE DETEÇÃO DE SEQÜÊNCIAS DE TESTE

CHARLES ROLIM BOHM 12 February 2008 (has links)
[pt] O trabalho realizado visa auxiliar o projeto de circuitos digitais, verificar o funcionamento de sua lógica, e servir como ferramenta para obtenção de seqüências de teste. Ele consiste de uma simulação, via computador, de circuitos digitais, contendo integrados MSI`s e SSI`s, descritos em nível de porta pela linguagem de programação PL/I. os integrados são descritos segundo os esquemas dos seus fabricantes. Objetivou-se, principalmente, realizar uma simulação que verificasse a capacidade de deteção de uma seqüência de vetores de entrada, que tivesse uma boa performance em termos de tempo e memória de computador, e que fosse facilmente utilizada. A simulação é aplicável a circuitos combinacionais, e a circuitos seqüenciais que comportem-se sincronamente. / [en] The present work was realied as na to the design of digital circuits, verification of teir logic, and to serve as a tool for the feneration of test sequences. It consists of a digital computer simulation of digital circuits, which contrain SSI`s and MSI`s, described at the gate level by the programming language PL/I. The integrated circuits are described according to the specifications used in the manufacturer`s catalogs. The principle objective was to realize a simulation easy to be used, that would verify the ability of a given sequance of input vectors to detect the faults of a logic circuit, and would have a good performance in terms of computer time and memory required. The simulaation is applicable to both combinational circuits and to sequantial circuits that behave synchronously.

Page generated in 0.3481 seconds