• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 104
  • 19
  • 9
  • 7
  • 6
  • 3
  • 2
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • Tagged with
  • 176
  • 176
  • 128
  • 114
  • 41
  • 35
  • 32
  • 29
  • 28
  • 25
  • 23
  • 15
  • 15
  • 14
  • 12
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

An operational theory of relative space efficiency

Bakewell, Adam January 2001 (has links)
No description available.
2

Hardware support of recovery blocks

Freeman, Michael January 1999 (has links)
No description available.
3

Memory Usage Inference for Object-Oriented Programs

Nguyen, Huu Hai, Chin, Wei Ngan, Qin, Shengchao, Rinard, Martin C. 01 1900 (has links)
We present a type-based approach to statically derive symbolic closed-form formulae that characterize the bounds of heap memory usages of programs written in object-oriented languages. Given a program with size and alias annotations, our inference system will compute the amount of memory required by the methods to execute successfully as well as the amount of memory released when methods return. The obtained analysis results are useful for networked devices with limited computational resources as well as embedded software. / Singapore-MIT Alliance (SMA)
4

Integration of Memory Subsystem with Microprocessor Supporting On-Chip Real Time Trace Compression

Lai, Chun-hung 06 September 2007 (has links)
In this thesis, we integrate the memory subsystem, including cache and MMU¡]Memory Management Unit¡^ with the embedded 32 bits microprocessor SYS32TM-II to support the virtual memory mechanism of the operating system and make memory management effectively among multi-processes in the system. To provide the virtual to physical address translation with MMU and to improve the system performance with cache. We reuse the memory subsystem of the LEON2 SoC platform and design the communication interface to coordinate the processor core SYS32TM-II with the LEON2 memory subsystem, and modify the LEON2 memory subsystem to compatible with SYS32TM-II. After the integration of memory subsystem, a reusing cache for program address trace compression in real time is proposed. The advantage is that reusing cache with minor hardware modification can not only save the hardware compressor overhead but also obtain a high compression ratio. Experimental results show that the proposed approach causes few hardware area overhead but achieves approximately 90% compression ratio at real-time. Therefore, this thesis is the memory subsystem with parameterized design and with the ability to support system debugging. The role of the memory subsystem is not only to improve the system performance and to provide the hardware support requiring by the operating system, with minor modification, the memory susbsystem can also capture the dynamic program execution trace in parallel with microprocessor. The address trace compression mechanism will not effect the program execution and capable to compress at real-time.
5

Dynamic cache-line sizes /

Van Vleet, Taylor, January 2000 (has links)
Thesis (Ph. D.)--University of Washington, 2000. / Vita. Includes bibliographical references (leaves 128-131).
6

Efficient runahead execution processors

Mutlu, Onur 28 August 2008 (has links)
Not available / text
7

Enhancing memory controllers to improve DRAM power and performance

Hur, Ibrahim 28 August 2008 (has links)
Not available / text
8

Prefetch mechanisms by application memory access pattern

Agaram, Kartik Kandadai 28 August 2008 (has links)
Not available / text
9

Adaptive caching for high-performance memory systems

Qureshi, Moinuddin Khalil Ahmed, 1978- 28 August 2008 (has links)
Not available / text
10

Prefetch mechanisms by application memory access pattern

Agaram, Kartik Kandadai 16 August 2011 (has links)
Not available / text

Page generated in 0.4277 seconds