NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • 1
  • Tagged with
  • 3
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 1 to 3 of 3 (0.034 seconds)

Spelling suggestions: "subject:"berkelium"" "subject:"berkélium""

1

Light isotopes of berkelium and californium

Chethan-Strode, Alfred, January 1956 (has links)
Thesis (Ph.D.)--University of California, Berkeley, 1956. / "Chemistry Distribution" -t.p. Includes bibliographical references (p. 91-94).
2

Levels of [superscript250]Cf populated in the decay of [superscript250]Bk

Uecke, John Walter 08 1900 (has links)
No description available.
Berkelium
Californium
3

Specifikace scénářů portovatelných stimulů pro moduly procesoru RISC-V / Portable Stimulus Scenarios Specification for RISC-V Processor Modules

Bardonek, Petr January 2018 (has links)
The thesis is focused on the design and implementation of the portable stimulus verification scenarios for selected Berkelium processor modules based on RISC-V architecture from Codasip. The aim of this work is to use new standard for Portable Stimulus developed by Accellera organization to design and implement portable stimulus scenarios using the Questa InFact tool from Mentor. The proposed portable stimulus scenarios are then linked to the already existing verification environments of the UVM methodology and then they are used for verification of the Berkelium processor modules based on RISC-V architecture. The last part of the thesis is the evaluation of portability of the implemented scenarios to the individual levels of the Berkelium processor based on RISC-V architecture (IP blocks, subsystems, system level), in which it tries to use the proposed scenarios across all verificated levels.

Page generated in 0.0388 seconds