NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • Tagged with
  • 2
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 1 to 2 of 2 (0.093 seconds)

Spelling suggestions: "subject:"cache memory evaluatuation."" "subject:"cache memory evalualuation.""

1

Design and analysis of reconfigurable and adaptive cache structures

Bond, Paul Joseph 08 1900 (has links)
No description available.
Cache memory Evaluation
Data structures (Computer science)
2

MatRISC : a RISC multiprocessor for matrix applications / Andrew James Beaumont-Smith.

Beaumont-Smith, Andrew James January 2001 (has links)
"November, 2001" / Errata on back page. / Includes bibliographical references (p. 179-183) / xxii, 193 p. : ill. (some col.), plates (col.) ; 30 cm. / Title page, contents and abstract only. The complete thesis in print form is available from the University Library. / This thesis proposes a highly integrated SOC (system on a chip) matrix-based parallel processor which can be used as a co-processor when integrated into the on-chip cache memory of a microprocessor in a workstation environment. / Thesis (Ph.D.)--University of Adelaide, Dept. of Electrical and Electronic Engineering, 2002
Reduced instruction set computers.
Cache memory Evaluation.
Operating systems (Computers)

Page generated in 0.0955 seconds