1 |
Complex-Multiplier Implementation for Resource Flexible Pipelined FFTs in FPGAsThangella, Praneeth Kumar, Gundla, Aravind Reddy January 2009 (has links)
<p>AbstractDifferent approaches for implementing a complex multiplier in pipelined FFT are considered andimplemented to find an efficient one in this project. The implemented design is synthesized on Cyclone IIand Stratix III to know the performance. The design is implemented with a focus of reducing the resourcesused. Some approaches resulted in the reduced number of DSP blocks and others resulted in reducednumber of LUTs. Analysis of Synthesis results is performed for different widths (bit lengths) of complexmultiplier approaches.</p>
|
2 |
Complex-Multiplier Implementation for Resource Flexible Pipelined FFTs in FPGAsThangella, Praneeth Kumar, Gundla, Aravind Reddy January 2009 (has links)
AbstractDifferent approaches for implementing a complex multiplier in pipelined FFT are considered andimplemented to find an efficient one in this project. The implemented design is synthesized on Cyclone IIand Stratix III to know the performance. The design is implemented with a focus of reducing the resourcesused. Some approaches resulted in the reduced number of DSP blocks and others resulted in reducednumber of LUTs. Analysis of Synthesis results is performed for different widths (bit lengths) of complexmultiplier approaches.
|
Page generated in 0.0281 seconds