• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 39
  • 6
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 1
  • 1
  • Tagged with
  • 55
  • 55
  • 14
  • 11
  • 11
  • 10
  • 10
  • 10
  • 10
  • 8
  • 8
  • 8
  • 7
  • 6
  • 6
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
21

Programmable complex signals processing via ultrasonic dispersive delay lines /

Leung, Chi-kin. January 1984 (has links)
Thesis--M. Phil., University of Hong Kong, 1984.
22

Delay computation in switch-level models of MOS circuits

Martin, Denis. January 1988 (has links)
No description available.
23

Asynchronous control circuit design and hazard generation : inertial delay and pure delay models / by Nozard Tabrizi.

Tabrizi, Nozar January 1997 (has links)
Bibliography: leaves 158-167. / xvii, 173 leaves ; 30 cm. / Title page, contents and abstract only. The complete thesis in print form is available from the University Library. / Investigates two level logic synthesis of asynchronous circuits from signal transition graphs (STGs) under the inertial gate delay model and the well behaved environment. Focuses on design methodologies and hazard free implementations based on redundant logic where the inertial delay model does not help to avoid hazards. / Thesis (Ph.D.)--University of Adelaide, Dept. of Electrical and Electronic Engineering, 1997
24

Asynchronous control circuit design and hazard generation : inertial delay and pure delay models / by Nozard Tabrizi.

Tabrizi, Nozar January 1997 (has links)
Bibliography: leaves 158-167. / xvii, 173 leaves ; 30 cm. / Title page, contents and abstract only. The complete thesis in print form is available from the University Library. / Investigates two level logic synthesis of asynchronous circuits from signal transition graphs (STGs) under the inertial gate delay model and the well behaved environment. Focuses on design methodologies and hazard free implementations based on redundant logic where the inertial delay model does not help to avoid hazards. / Thesis (Ph.D.)--University of Adelaide, Dept. of Electrical and Electronic Engineering, 1997
25

High temperature thin film superconductors and microstrip spiral delay lines /

Tang, Guanghua, January 1993 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1993. / Vita. Abstract. Includes bibliographical references (leaves 96-104). Also available via the Internet.
26

Programmable complex signals processing via ultrasonic dispersive delay lines

Leung, Chi-kin. January 1984 (has links)
Thesis, M.Phil., University of Hong Kong, 1984. / Also available in print.
27

Low-cost delay-constrained multicast routing heuristics and their evaluation

Irava, Venkata Srinivas, January 2006 (has links) (PDF)
Thesis (Ph. D.)--Washington State University, August 2006. / Includes bibliographical references (p. 129-133).
28

Microelectromechanical resonator-based components for wireless communications : filters and transmission lines /

Alastalo, Ari. January 2006 (has links) (PDF)
Diss. Teknillinen korkeakoulu, 2006. / Myös verkkojulkaisuna.
29

Delay computation in switch-level models of MOS circuits

Martin, Denis. January 1988 (has links)
No description available.
30

Programmable complex signals processing via ultrasonic dispersive delay lines

梁志堅, Leung, Chi-kin. January 1984 (has links)
published_or_final_version / Electrical Engineering / Master / Master of Philosophy

Page generated in 0.0297 seconds