• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1132
  • 267
  • 108
  • 75
  • 27
  • 25
  • 25
  • 25
  • 25
  • 25
  • 25
  • 19
  • 6
  • 2
  • 2
  • Tagged with
  • 1863
  • 1863
  • 425
  • 276
  • 275
  • 268
  • 267
  • 262
  • 252
  • 246
  • 225
  • 224
  • 200
  • 187
  • 180
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
21

A circuit-level perspective of opportunities and limitations for Gigascale Integration (GSI)

Bowman, Keith Alan 05 1900 (has links)
No description available.
22

Alpha radiation effects in integrated circuits :

Pace, Russell Thomas. Unknown Date (has links)
Thesis (PhD)--University of South Australia, 1999
23

A distributed design rule checker for VLSI layouts /

Al-Mahmood, Saiyid Jami Islah Ahmad, January 1990 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1990. / Vita. Abstract. Includes bibliographical references (leaves 121-125). Also available via the Internet.
24

Chip characterization man-hour reduction and increased functionality testing with automation improvements /

Murphy, Robert C., January 1900 (has links)
Thesis (M.S.)--Texas State University-San Marcos, 2007. / Vita. Includes bibliographical references (leaves 164-166).
25

Implementation of basic software tools to start a VLSI program at Ohio University with a high speed parallel multiplier as an example

Choudhury, Niren Ch. January 1985 (has links)
Thesis (M.S.)--Ohio University, June, 1985. / Title from PDF t.p.
26

One-dimensional compaction strategy for VLSI symbolic layout system

Kim, Cheongbu. January 1988 (has links)
Thesis (M.S.)--Ohio University, June, 1988. / Title from PDF t.p.
27

Implementation of bipolar transistor model in a waveform relaxation simulator

Iyer, Indira G. January 1989 (has links)
Thesis (M.S.)--Ohio University, August, 1989. / Title from PDF t.p.
28

The implementation of testability strategies in a VLSI circuit /

Rockliff, John E. January 1986 (has links) (PDF)
Thesis (M. Eng. Sc.)--University of Adelaide, Dept. of Electrical and Electronic Engineering, 1987. / Includes bibliographical references (leaves 282-296).
29

VLSI systems simulation /

Pope, Michael T. January 1991 (has links) (PDF)
Thesis (Ph. D.)--University of Adelaide, Dept. of Electrical and Electronic Engineering, 1992. / Includes bibliographical references (leaves 255-280).
30

"On stochastic modelling of very large scale integrated circuits : an investigation into the timing behaviour of microelectronic systems" /

Bishop, Gregory Raymond H. January 1993 (has links) (PDF)
Thesis (Ph. D.)--University of Adelaide, Faculty of Engineering, 1994? / Includes bibliographical references (leaves 302-320).

Page generated in 0.0862 seconds