NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 4
  • Tagged with
  • 6
  • 6
  • 6
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 1 to 6 of 6 (0.074 seconds)

Spelling suggestions: "subject:"entegrated circuits][semiconductors"" "subject:"entegrated circuits][ⅴsemiconductors""

1

An integrated Schottky-collector heterojunction bipolar transistor

Hall, S. January 1987 (has links)
No description available.
621.31042
Integrated circuits][Semiconductors
2

Interconnect optimization in deep sub-micron design under the transmission line model

Gao, Youxin, January 2000 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 2000. / Vita. Includes bibliographical references (leaves 118-126). Available also in a digital version from Dissertation Abstracts.
Integrated circuits Semiconductors
3

Mass spectroscopy of the etching of Si and SiO←2 in CF←4/O←2 plasmas and X-ray photoelectron spectroscopy of plasma deposited borophosphosilicate glasses

Thomas, David John January 1989 (has links)
No description available.
541
4

Low temperature SF6/O2ECR plasma etching for polysilicon gates /

Hasan, Imad, January 1900 (has links)
Thesis (M. Eng.)--Carleton University, 2002. / Includes bibliographical references (p. 60-63). Also available in electronic format on the Internet.
5

Digital circuit wear-out due to electromigration in semiconductor metal lines a thesis /

Wilkinson, Gregory Ross. Oliver, John Y. January 1900 (has links)
Thesis (M.S.)--California Polytechnic State University, 2009. / Title from PDF title page; viewed on January 5, 2010. Major professor: John Oliver, Ph.D. "Presented to the faculty of California Polytechnic State University, San Luis Obispo." "In partial fulfillment of the requirements for the Master of Science Degree in Electrical Engineering." "November 2009." Includes bibliographical references (p. 90-92).
6

Estimation of the impact of patterning error on MOSFET by conformal mapping

Pun, Chiu-ho. January 2004 (has links)
Thesis (M. Phil.)--University of Hong Kong, 2005. / Title proper from title frame. Also available in printed format.

Page generated in 0.0782 seconds