• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1141
  • 267
  • 108
  • 75
  • 27
  • 25
  • 25
  • 25
  • 25
  • 25
  • 25
  • 19
  • 6
  • 2
  • 2
  • Tagged with
  • 1874
  • 1874
  • 428
  • 284
  • 277
  • 271
  • 269
  • 264
  • 254
  • 247
  • 228
  • 227
  • 200
  • 191
  • 188
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

New methodology for low power and less test time in VLSI testing

Lee, Il-Soo, January 1900 (has links) (PDF)
Thesis (Ph. D.)--University of Texas at Austin, 2006. / Vita. Includes bibliographical references.
2

Scalable solutions to specification and verification of large designs /

Saxena, Nina, January 1999 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 1999. / Vita. Includes bibliographical references (leaves 114-124). Available also in a digital version from Dissertation Abstracts.
3

Design, fabrication and characterization of an integrated micro heat pipe system /

Lee, Man. January 2002 (has links)
Thesis (M. Phil.)--Hong Kong University of Science and Technology, 2002. / Includes bibliographical references (leaves 74-77). Also available in electronic version. Access restricted to campus users.
4

Test plan generation technique for complex integrated circuits

Lee, Songjun. January 2002 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 2002. / Vita. Includes bibliographical references. Available also from UMI Company.
5

A multi-abstraction level platform for the validation and verification of complex digital designs

Boland, Jean-François. January 1900 (has links)
Thesis (Ph.D.). / Written for the Dept. of Electrical and Computer Engineering. Title from title page of PDF (viewed 2007/08/29). Includes bibliographical references.
6

A methodology for NMOS VLSI manufacturing : from design to test at the Rochester Institute of Technology /

Chomicz, Thecla, F. January 1990 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 1990. / Includes various tests and graphs. Includes bibliographical references (leaves 90-92).
7

Adaptive techniques for analog and mixed signal integrated circuits

Fayed, Ayman Adel, January 2004 (has links)
Thesis (Ph. D.)--Ohio State University, 2004. / Title from first page of PDF file. Document formatted into pages; contains xix, 232 p.; also includes graphics (some col.). Includes bibliographical references (p. 222-230).
8

Symbolic methods in simulation-based verification

Yuan, Jun. January 2002 (has links) (PDF)
Thesis (Ph. D.)--University of Texas at Austin, 2002. / Vita. Includes bibliographical references. Available also from UMI Company.
9

Improving timing verification and delay testing methodologies for IC designs

Zeng, Jing, Abraham, Jacob A. January 2005 (has links) (PDF)
Thesis (Ph. D.)--University of Texas at Austin, 2005. / Supervisor: Jacob A. Abraham. Vita. Includes bibliographical references.
10

Crosstalk fault test generation and hierarchical timing verification in VLSI digital circuits /

Lee, Kyung Tek, January 1999 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 1999. / Vita. Includes bibliographical references (leaves 102-107). Available also in a digital version from Dissertation Abstracts.

Page generated in 0.0981 seconds