NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • 1
  • Tagged with
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 1 to 2 of 2 (0.088 seconds)

Spelling suggestions: "subject:"interconnect ingesting"" "subject:"interconnect andtesting""

1

Pseudo-Exhaustive Built-in Self-Testing for Signal Integrity of High-Speed SoC Interconnects

Liu, Jianxun January 2011 (has links)
No description available.
Computer Engineering
Interconnect Testing
Pseudo-Exhaustive Testing
PE-BIST
Signal Integrity
SoC
High Speed Interconnect
2

Testování spojů a externích paměťových komponent v FPGA / Testing of Wires and External Memory Components in FPGA

Louda, Martin January 2008 (has links)
This work deals with COMBO2 card interconnect and memory devices testing. In the beginning of the paper, some existing testing algorithms for interconnect and RAM memories testing are introduced. This work is devoted to proposal of generic architecture for interconnect and memory devices testing. The proposed architecture is optimized for FPGA implementation.

Page generated in 0.0924 seconds