Spelling suggestions: "subject:"ld5655.1851 1993.754"" "subject:"ld5655.1851 1993.1754""
1 |
Intelligent circuit recognition for VLSI layout verificationGriffin, Glenn 27 April 2010 (has links)
The ability to extract higher level information from a circuit netlist is useful for VLSI layout verification. An extracted gate level description may be used as input to a gate level simulator for analysis or alternatively may be used as input to a rule-based expert system that performs verification checking at a higher level of abstraction. As a VLSI design evolves it is continually checked for correctness. This implies that the extraction of higher level information is a recurring activity and should be performed as efficiently as possible. This paper describes an alternative method that uses intelligence to quicken the extraction process and compares this method's performance to a more common method. / Master of Science
|
Page generated in 0.0421 seconds