• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 2
  • 1
  • Tagged with
  • 3
  • 3
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Implementação do controle de velocidade de motores síncronos a imãs permanentes em plataforma Labview FPGA / Labview FPGA speed control implementation for permanent magnet synchronous motors

Bevilaqua, Matheus Alexandre 04 February 2015 (has links)
Made available in DSpace on 2016-12-12T17:38:34Z (GMT). No. of bitstreams: 1 Matheus Alexandre Bevilaqua.pdf: 3412491 bytes, checksum: 4886770099c1ba6e43a5060a8dd7e00d (MD5) Previous issue date: 2015-02-04 / Coordenação de Aperfeiçoamento de Pessoal de Nível Superior / This work presents a new implementation for the vector control of synchronous permanent magnets motors based on Labview FPGA. A set of differential equations that describes the dynamic behavior of the electric and mechanical parts of the motor are presented and used to numerical simulations. These models are converted to transfer functions and block diagrams to allow the design of current and speed controllers. A design procedure for the current and speed controller is presented. This design procedure allows the designer to set the controller gains based on the system s desired bandwidth and damping ratio. Criteria to choose the bandwidth and damping ratio are established to obtain the maximum dynamic response of the motor. The designed controllers are verified by an integrated simulation of power electronics and control algorithm. This integrated simulation allows a number of analyses to be performed on the electric drive parameters. A verification of load inertia effect on the speed controllers is made. A power inverter modulation technique that maximizes the DC bus utilization is shown. Simulation and experimental results are provided to validate the technique. An experimental setup is developed in order to implement the motor controllers and allow the reproduction of this work. By using this setup, experimental results are given to demonstrate the implementation of the current controllers, PWM modulator and speed controller developed. The conclusions of this work and the next steps recommended to explore this new technology are given at the end of this document. / Este trabalho apresenta uma nova implementação do controle vetorial aplicado a motores síncronos de imãs permanentes utilizando o Labview FPGA. São desenvolvidos modelos matemáticos, baseados em equações diferenciais que descrevem as dinâmicas elétrica e mecânica do motor e permitem a simulação numérica do comportamento dinâmico do mesmo. Estes modelos são escritos também na forma de funções de transferência e diagrama de blocos, para permitirem o projeto dos controladores de corrente e velocidade. Um procedimento de projeto para os controladores de corrente e de velocidade do motor é apresentado. Este procedimento permite ao projetista determinar a banda passante e amortecimento desejados ao sistema. Critérios práticos são então estabelecidos para determinar a banda passante e amortecimento de forma a obter a máxima resposta dinâmica possível do motor. Os controladores projetados são verificados por meio de simulações numéricas integradas à eletrônica de potência necessária ao acionamento do motor. Estas simulações permitem a realização de diversas análises de sensibilidade do acionamento proposto. Uma análise da influência da inércia da carga no desempenho do controlador de velocidade é apresentada. Uma técnica de modulação do inversor de frequência que maximiza a utilização do barramento CC é apresentada e verificada por meio de simulação numérica. Resultados experimentais são fornecidos para validar a técnica descrita. Uma plataforma experimental para implementação dos controladores é desenvolvida e detalhada para permitir a reprodução do trabalho. Utilizando-se desta plataforma experimental, resultados são obtidos para demonstrar a implementação dos controladores de corrente, do modulador PWM e do controlador de velocidade apresentado neste trabalho. As conclusões são detalhadas e sugestões para explorar a tecnologia desenvolvida neste trabalho são feitas ao final do documento.
2

Návrh systému pro sběr provozních dat obráběcího stroje / Design of DAQ system for production machine

Sláma, Eduard January 2018 (has links)
The aim of the diploma thesis is to make functional application for design of DAQ system for productive machine by using LabVIEW and platforms cRIO. The first part is focused on productive machine. After the thesis continues with specific examples. These examples have impact on machining accuracy and their measurements. The second part of diploma thesis is focused on making measurement program. LabVIEW FPGA Module, LabVIEW Real-Time Module are used in the program.
3

Optimalizace stavového regulátoru pro řízení DC motoru na FPGA / Optimization of the DC motor state space controller for FPGA

Maliszewski, Michal January 2017 (has links)
This thesis deals with the optimization of state space controller of DC motor on FPGA in LabVIEW environment on NI cRIO platform. In the first part, the state space model of the given DC motor is presented in Matlab/Simulink and then the position feedback controller with steady-state error elimination and with state observer with error compen-sation using LQR method is designed. The thesis continues with transforming the con-troller to LabVIEW environment where the code is edited for FPGA use. Next, the fo-cus on FPGA hardware resources consumption optimization leads to careful work with fixed-point data type. After successful code compilation on target hardware, the real given DC motor is connected and the series of tests are performed. The output of the thesis is working state space controller running on FPGA and the graphical user inter-face on real-time host cRIO, which enables the user to control the plant and save the data on the disk.

Page generated in 0.0396 seconds