• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 6
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • Tagged with
  • 10
  • 10
  • 10
  • 9
  • 6
  • 5
  • 5
  • 5
  • 5
  • 5
  • 4
  • 3
  • 2
  • 2
  • 2
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

COMPARISON OF SCIRTSS EFFICIENCY WITH D-ALGORITHM APPLICATION TO ITERATIVE NETWORKS (TEST).

Chen, Daven, 1959- January 1986 (has links)
No description available.
2

A programmed test sequence generation to detect and distinguish failures in a combinational circuit

Huang, George Huang-Liang, 1938- January 1973 (has links)
No description available.
3

An efficient single-latch scan-design scheme/

Panda, Uma R. January 1985 (has links)
No description available.
4

An efficient single-latch scan-design scheme/

Panda, Uma R. January 1985 (has links)
No description available.
5

AN HEURISTIC SEARCH APPROACH TO TEST SEQUENCE GENERATION FOR AHPL (A HARDWARE PROGRAMMING LANGUAGE) DESCRIBED SYNCHRONOUS SEQUENTIAL CIRCUITS

Belt, John Edward, 1933- January 1973 (has links)
No description available.
6

An interactive program for determination of fault detecting sequences

Lin, Liang-Tsai, 1944- January 1970 (has links)
No description available.
7

Evaluation of a LSI fault detection program using a four bit micro-computer processor circuit

Ng, Wai Wing, 1949- January 1974 (has links)
No description available.
8

Evaluation of SCIRTSS performance on sequential circuits biased against random sequences

Van Helsland, Marshall Camiel, 1943- January 1974 (has links)
No description available.
9

Synthesis and testing of reversible Toffoli circuits

Nayeem, Noor Muhammed January 2012 (has links)
Recently, researchers have been interested in reversible computing because of its ability to dissipate nearly zero heat and because of its applications in quantum computing and low power VLSI design. Synthesis and testing are two important areas of reversible logic. The thesis first presents an approach for the synthesis of reversible circuits from the exclusive- OR sum-of-products (ESOP) representation of functions, which makes better use of shared functionality among multiple outputs, resulting in up to 75% minimization of quantum cost compared to the previous approach. This thesis also investigates the previous work on constructing the online testable circuits and points out some design issues. A simple approach for online fault detection is proposed for a particular type of ESOP-based reversible circuit, which is also extended for any type of Toffoli circuits. The proposed online testable designs not only address the problems of the previous designs but also achieve significant improvements of up to 78% and 99% in terms of quantum cost and garbage outputs, respectively. / xii, 82 leaves : ill. ; 29 cm
10

On general error cancellation based logic transformations: the theory and techniques. / 基於錯誤取消的邏輯轉換: 理論與技術 / CUHK electronic theses & dissertations collection / Ji yu cuo wu qu xiao de luo ji zhuan huan: li lun yu ji shu

January 2011 (has links)
Yang, Xiaoqing. / Thesis (Ph.D.)--Chinese University of Hong Kong, 2011. / Includes bibliographical references (leaves 113-120). / Electronic reproduction. Hong Kong : Chinese University of Hong Kong, [2012] System requirements: Adobe Acrobat Reader. Available via World Wide Web. / Abstract also in Chinese.

Page generated in 0.1095 seconds