• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 135
  • 37
  • 8
  • 8
  • 8
  • 8
  • 8
  • 8
  • 6
  • 4
  • 4
  • 3
  • 2
  • 1
  • 1
  • Tagged with
  • 238
  • 111
  • 80
  • 71
  • 68
  • 61
  • 46
  • 39
  • 36
  • 35
  • 33
  • 31
  • 27
  • 23
  • 22
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
21

Symmetry breaking on networks of processes

Styer, Eugene Fred January 1989 (has links)
No description available.
22

Performance analysis of "Time Wrap" mechanism for parallel discrete event simulation

Gupta, Anurag 05 1900 (has links)
No description available.
23

A framework for building complex systems

da Silva, Dilma Menezes 05 1900 (has links)
No description available.
24

Realizations of efficient collective communication in multidimensional processor arrays

Suh, Young-Joo 12 1900 (has links)
No description available.
25

High Performance Interconnect System Design for Future Chip Multiprocessors

Wang, Lei 03 October 2013 (has links)
Chip Multi-Processor (CMP) architectures have become mainstream for designing processors. With a large number of cores, Network-On-Chip (NOC) provides a scalable communication method for CMP architectures. NOC must be carefully designed to meet constraints of power and area, and provide ultra low latencies and high throughput. In this research, we explore different techniques to design high performance NOC. First, existing NOCs mostly use Dimension Order Routing (DOR) to determine the route taken by a packet in unicast traffic. However, with the development of diverse applications in CMPs, one-to-many (multicast) and one-to-all (broadcast) traffic are becoming more common. Current unicast routing cannot support multi-cast and broadcast traffic efficiently. We propose Recursive Partitioning Multicast (RPM) routing and a detailed multicast wormhole router design for NOCs. RPM allows routers to select intermediate replication nodes based on the global distribution of destination nodes. This provides more path diversities, thus achieves more bandwidth-efficiency and finally improves the performance of the whole network. Second, as feature size is shrinking, wires are becoming abundant resources available in NOC. Since NOC can benefit from high wire density due to no limits on the number of pins and faster signaling rates, it is very critical in the NOC router design to find a way that fully utilizes the wire resources to provide high performance. We propose an Adaptive Physical Channel Regulator (APCR) for NOC routers to exploit huge wiring resources. The flit size in an APCR router is less than the physical channel width (phit size) to provide finer granularity flow control. An APCR router allows flits from different packets or flows to share the same physical channel in a single cycle. The three regulation schemes (Monopolizing, Fair-sharing and Channel-stealing) intelligently allocate the output channel resources considering not only the availability of physical channels but the occupancy of input buffers. In an APCR router, each Virtual Channel can forward a dynamic number of flits every cycle depending on the run-time network status. Third, nanophotonics has been proposed to design low latency and high band- width NOC for future CMPs. Recent nanophotonic NOC designs adopt the token- based arbitration coupled with credit-based flow control, which leads to low band- width utilization. We propose two handshake schemes for nanophotonic interconnects in CMPs, Global Handshake (GHS) and Distributed Handshake (DHS), which get rid of the traditional credit-based flow control, reduce the average token waiting time, and finally improve the network throughput. Furthermore, we enhance the basic handshake schemes with setaside buffer and circulation techniques to overcome the Head-Of-Line (HOL) blocking.
26

CMPSIM : a flexible multiprocessor simulation environment /

Baldawa, Sandeep, January 2007 (has links)
Thesis (M.S.)--University of Texas at Dallas, 2007. / Includes vita. Includes bibliographical references (leaves 42-44)
27

Symmetric multiprocessing virtualization

Southern, Gabriel. January 2008 (has links)
Thesis (M.S.)--George Mason University, 2008. / Vita: p. 77. Thesis director: David Hwang. Submitted in partial fulfillment of the requirements for the degree of Master of Science in Computer Engineering. Title from PDF t.p. (viewed Aug. 28, 20088). Includes bibliographical references (p. 73-76). Also issued in print.
28

Scheduling in DSP multiprocessor systems /

Chao, Suryani, January 1900 (has links)
Thesis (M.App.Sc.) - Carleton University, 2002. / Includes bibliographical references (p. 94-96). Also available in electronic format on the Internet.
29

Architectural techniques for improving fine-grain multiprocessor performance /

Grayson, Brian Christopher, January 1999 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 1999. / Vita. Includes bibliographical references (leaves 137-150). Available also in a digital version from Dissertation Abstracts.
30

Hyperstructures as computer architectures for high performance multiprocessor systems.

Boucouris, S. (Spiros John), Carleton University. Dissertation. Engineering, Electrical. January 1989 (has links)
Thesis (Ph. D.)--Carleton University, 1990. / Also available in electronic format on the Internet.

Page generated in 0.0639 seconds