Thesis--University of California, Berkeley, 1959. / "Chemistry-General" -t.p. "TID-4500 (15th Ed.)" -t.p. Includes bibliographical references (p. 48-51, 94-96).

Thesis (Ph. D.)--University of Toronto, 2006. / Source: Dissertation Abstracts International, Volume: 67-06, Section: B, page: 3354. Advisor: Parham Aarabi. Includes bibliographical references.

The objective of this dissertation is to propose circuit architectures and techniques for built-in test and calibration of phase-locked loops. The design of phase-locked loops is first investigated to achieve a robust performance over process, temperature, voltage corners with minimum overhead. Different design techniques including adding loop programmability, increasing area efficiency, reducing noise immunity, and increasing frequency coverage are discussed. Secondly, built-in testing of phase-lock loops using sensors are proposed for loop dynamic parameters and reference spur. An integrator is designed to extract the subtle response from the system so that target parameters can be predicted. Different testing methodologies are applied different specification testing as well. Finally, an on chip phase-locked loop design is implemented for reference spur calibration. The phase-locked loop is designed with a programmable reference spur range. A static phase offset detector is included to identify the optimal setting of reference spur in the feedback system. The integrated jitter performance is improved by the calibration mechanism. The results of this thesis serve as an on-chip built-in self-test and self-calibration solution for embedded phase-locked loops in a high integration system.