• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 9
  • 1
  • Tagged with
  • 11
  • 11
  • 5
  • 5
  • 5
  • 4
  • 4
  • 4
  • 4
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Rapid thermal processing for ULSI technology

Ling, Edmond Tiong Giam January 1988 (has links)
No description available.
2

Design and optimization of nano-scaled silicon-germanium heterojunction bipolar transistors

Shi, Yun, Niu, Guofu. January 2005 (has links) (PDF)
Dissertation (Ph.D.)--Auburn University, 2005. / Abstract. Vita. Includes bibliographic references.
3

Organic Thin Film Transistors : characterization and integration on low temperature substrates for flexible electronics /

Gowrisanker, Srinivas, January 2009 (has links)
Thesis (Ph.D.)--University of Texas at Dallas, 2009. / Includes vita. Includes bibliographical references (leaves 159-165)
4

A design technique for mixed ECL and CMOS circuitry

Massingham, John William January 1994 (has links)
In this thesis, the principles of mixing ECL and CMOS technologies have been investigated with the intention of increasing the operating speed of synchronous systems. To achieve this, the design will be primarily CMOS based with the critical path implemented in ECL to reduce the delay and hence improve the execution time. Logic conversion circuitry between the two technologies has been designed, with the CMOS-ECL conversion circuit being a simple enhancement of the basic ECL current switch and ECL-CMOS translation being achieved with 0.5ns using a "double inverter circuit". To reduce the power dissipation of the ECL circuitry, a power control circuit has been incorporated which enables the ECL circuitry when the critical path is required and disables it, to save power, when the instructions to be evaluated are non critical. To further reduce the power consumption of the ECL circuitry and decrease the execution time, a BiCMOS active pull down circuit has been added. The active pull down circuit replaces the resistor in the traditional emitter follower configuration, reducing the power loss and matching the gate fall time to the rise time. A mixed ECL and CMOS technology ripple adder, utilising all of these features, has been designed and simulated using HSPIC. The inputs to be added are from CMOS registers and the output sum is returned to CMOS registers but within the circuit, the carry ripple is implemented in ECL. The performance is comparable with an ECL adder whilst using less than a third of the power and with larger, more complex systems, the mixed technology concept is estimated to actually be faster than ECL.
5

Applications of stress from boron doping and other challenges in silicon technology

Randell, Heather Eve. January 2005 (has links)
Thesis (M.S.)--University of Florida, 2005. / Title from title page of source document. Document formatted into pages; contains 139 pages. Includes vita. Includes bibliographical references.
6

Radiation detection using single event upsets in memory chips

Fullem, Travis Z. January 2006 (has links)
Thesis (M.S.)--State University of New York at Binghamton, Department of Physics, 2006. / Includes bibliographical references.
7

Development of solution-based reaction processes for micro- and nano-structured semiconductors /

Lee, Doo-Hyoung. January 1900 (has links)
Thesis (Ph. D.)--Oregon State University, 2007. / Printout. Includes bibliographical references. Also available on the World Wide Web.
8

Strain effects on the valence band of silicon piezoresistance in p-type silicon and mobility enhancement in strained silicon pMOSFET /

Wu, Kehuey. January 2005 (has links)
Thesis (Ph. D.)--University of Florida, 2005. / Title from title page of source document. Document formatted into pages; contains 157 pages. Includes vita. Includes bibliographical references.
9

Noise characterization and modeling of MOSFETs for RF IC applications /

Chen, Chih-Hung. Deen, M. Jamal. January 2002 (has links)
Thesis (Ph.D.)--McMaster University, 2002. / Adviser: Jamal Deen. Includes bibliographical references. Also available via World Wide Web.
10

Noise characterization and modeling of MOSFETs for RF IC applications /

Chen, Chih-Hung. Deen, M. Jamal. January 2002 (has links)
Thesis (Ph.D.)--McMaster University, 2002. / Adviser: Jamal Deen. Includes bibliographical references. Also available via World Wide Web.

Page generated in 0.0902 seconds