- About
-
The Global ETD Search service is a free service for researchers
to find electronic theses and dissertations. This service is
provided by the
Networked Digital Library of Theses and Dissertations.
Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
Search results
Showing 1 to 3 of 3 (0.016 seconds)| 1 |
USB2.0 ULPI designChan, Iat Pui 23 August 2010 (has links)
This report outlines an implementation of an USB 2.0 ULPI LINK design. Chapter 1 presents an overview of the design and hardware required in the project. Chapter 2 presents how the design functions in an USB system. Chapter 3 describes the hardware implementation. Simulation result and synthesis result are shown in Chapter 4 and 5. / text
|
| 2 |
A synthesizable verilog model of serial protocol engine for USB 1.1 deviceGunasekaren, Shankar January 2007 (has links)
<p>USB has become a popular interface for exchanging data between PC’s and peripherals. An increasing number of portable peripherals are using the USB interface to communicate with the PC.The design and implementation of a synthesizable model of the USB 1.1 protocol engine is presented in this report The PHY is compatible with the USB 1.1 transceiver macrocell interface (UTMI) specification and the simulation test confirmed the successful operation of circuits for both full speed (12 Mbps) and low speed (1.5 Mbps) data transmission. the model is written completely in behavioral verilog with a top down approach and the model was verified and validated.</p>
|
| 3 |
A synthesizable verilog model of serial protocol engine for USB 1.1 deviceGunasekaren, Shankar January 2007 (has links)
USB has become a popular interface for exchanging data between PC’s and peripherals. An increasing number of portable peripherals are using the USB interface to communicate with the PC.The design and implementation of a synthesizable model of the USB 1.1 protocol engine is presented in this report The PHY is compatible with the USB 1.1 transceiver macrocell interface (UTMI) specification and the simulation test confirmed the successful operation of circuits for both full speed (12 Mbps) and low speed (1.5 Mbps) data transmission. the model is written completely in behavioral verilog with a top down approach and the model was verified and validated.
|
Page generated in 0.0197 seconds