NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 345
  • 54
  • 41
  • 39
  • 23
  • 16
  • 15
  • 13
  • 8
  • 8
  • 4
  • 3
  • 3
  • 3
  • 3
  • Tagged with
  • 745
  • 291
  • 279
  • 144
  • 100
  • 93
  • 90
  • 87
  • 79
  • 70
  • 65
  • 46
  • 44
  • 43
  • 38
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 281 to 290 of 745 (0.039 seconds)
281

Power reduction techniques for memory elements /

Katrue, Srikanth. January 2007 (has links)
Thesis (M.S.)--Rochester Institute of Technology, 2007. / Typescript. Includes bibliographical references (leaves 58-60).
282

Power reduction of MPEG video decoding for mobile multimedia systems /

Lewis, James M. January 1900 (has links)
Thesis (M.S.)--Oregon State University, 2008. / Printout. Includes bibliographical references (leaves 33-34). Also available on the World Wide Web.
283

On the use and performance of communication primitives in software controlled cache-coherent cluster architectures /

Qin, Xiaohan, January 1997 (has links)
Thesis (Ph. D.)--University of Washington, 1997. / Vita. Includes bibliographical references (leaves [117]-125).
284

Cache design and timing analysis for preemptive multi-tasking real-time uniprocessor systems

Tan, Yudong. January 2005 (has links) (PDF)
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. / Schimmel, David, Committee Member ; Meliopoulos, A. P. Sakis, Committee Member ; Mooney, Vincent, Committee Chair ; Prvulovic, Milos, Committee Member ; Yalamanchili, Sudhakar, Committee Member. Includes bibliographical references.
285

Design and implementation of configuration modules in a programmable hardware-assisted cache emulator (PHA$E) /

Chalainanont, Nirut. January 1900 (has links)
Thesis (M.S.)--Oregon State University, 2005. / Printout. Includes bibliographical references (leaves 38-40). Also available on the World Wide Web.
286

A study for reducing conflict misses in data cache

Ammari, Rami J. January 2004 (has links)
Thesis (M.S.)--Mississippi State University. Department of Electrical and Computer Engineering. / Title from title screen. Includes bibliographical references.
287

Cache architectures to improve IP lookups

Ravinder, Sunil. January 2009 (has links)
Thesis (M.Sc.)--University of Alberta, 2009. / Title from PDF file main screen (viewed on Mar. 18, 2010). A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Master of Science, Department of Computing Science, University of Alberta. Includes bibliographical references.
288

Kommunikationsmechanismen für paralleles, adaptives Level-of-Detail in VR-Simulationen

Schwarze, Tino, January 2003 (has links)
Chemnitz, Techn. Univ., Diplomarb., 2003.
289

Adaptive Verfahren höherer Ordnung auf cache-optimalen Datenstrukturen für dreidimensionale Probleme

Krahnke, Andreas. January 2005 (has links) (PDF)
München, Techn. Univ., Diss., 2005.
290

Single-level dynamic register caching architecture for high-performance superscalar processors /

Liebert, John A. January 1900 (has links)
Thesis (M.S.)--Oregon State University, 2007. / Printout. Includes bibliographical references (leaves 30-32). Also available on the World Wide Web.

Page generated in 0.0463 seconds