• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 2
  • Tagged with
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Towards Achieving Highly Parallelized Publish/Subscribe Matching at Line-rates Using Reconfigurable Hardware

Singh, Harshvardhan P. 20 December 2011 (has links)
We present fpga-ToPSS (Toronto Publish/ Subscribe System), an efficient FPGA-based middleware platform geared towards high-frequency and low-latency event processing. fpga-ToPSS is built over reconfigurable hardware---FPGAs---to achieve line-rate processing by exploiting unprecedented degrees of parallelism and potential for pipelining,only available through custom-built, application-specific and low-level logic design. Furthermore, our middleware solution hosts an event processing engine that is built on a hardware-based packet processor and Boolean expression matcher. Our middleware vision extends to a wide range of applications including real-time data analytics, intrusion detection, algorithmic trading, targeted advertisement, and (complex) event processing.
2

Towards Achieving Highly Parallelized Publish/Subscribe Matching at Line-rates Using Reconfigurable Hardware

Singh, Harshvardhan P. 20 December 2011 (has links)
We present fpga-ToPSS (Toronto Publish/ Subscribe System), an efficient FPGA-based middleware platform geared towards high-frequency and low-latency event processing. fpga-ToPSS is built over reconfigurable hardware---FPGAs---to achieve line-rate processing by exploiting unprecedented degrees of parallelism and potential for pipelining,only available through custom-built, application-specific and low-level logic design. Furthermore, our middleware solution hosts an event processing engine that is built on a hardware-based packet processor and Boolean expression matcher. Our middleware vision extends to a wide range of applications including real-time data analytics, intrusion detection, algorithmic trading, targeted advertisement, and (complex) event processing.

Page generated in 0.0251 seconds