• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • Tagged with
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Analysis of the Annealing Budget of Metal Oxide Thin-Film Transistors Prepared by an Aqueous Blade-Coating Process

Tang, Tianyu, Dacha, Preetam, Haase, Katherina, Kreß, Joshua, Hänisch, Christian, Perez, Jonathan, Krupskaya, Yulia, Tahn, Alexander, Pohl, Darius, Schneider, Sebastian, Talnack, Felix, Hambsch, Mike, Reineke, Sebastian, Vaynzof, Yana, Mannsfeld, Stefan C. B. 18 April 2024 (has links)
Metal oxide (MO) semiconductors are widely used in electronic devices due to their high optical transmittance and promising electrical performance. This work describes the advancement toward an eco-friendly, streamlined method for preparing thin-film transistors (TFTs) via a pure water-solution blade-coating process with focus on a low thermal budget. Low temperature and rapid annealing of triple-coated indium oxide thin-film transistors (3C-TFTs) and indium oxide/zinc oxide/indium oxide thin-film transistors (IZI-TFTs) on a 300 nm SiO2 gate dielectric at 300 °C for only 60 s yields devices with an average field effect mobility of 10.7 and 13.8 cm2 V−1 s−1, respectively. The devices show an excellent on/off ratio (>106), and a threshold voltage close to 0 V when measured in air. Flexible MO-TFTs on polyimide substrates with AlOx dielectrics fabricated by rapid annealing treatment can achieve a remarkable mobility of over 10 cm2 V−1 s−1 at low operating voltage. When using a longer post-coating annealing period of 20 min, high-performance 3C-TFTs (over 18 cm2 V−1 s−1) and IZI-TFTs (over 38 cm2 V−1 s−1) using MO semiconductor layers annealed at 300 °C are achieved.

Page generated in 0.0736 seconds