• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 1
  • 1
  • Tagged with
  • 2
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

A Low Total Harmonic Distortion Sinusoidal Oscillator Based on Digital Harmonic Cancellation Technique

Yan, Jun 2012 May 1900 (has links)
Sinusoidal oscillator is intensively used in many applications, such as built-in-self-testing and ADC characterization. An innovative medical application for skin cancer detection employed a technology named bio-impedance spectroscopy, which also requires highly linear sinusoidal-wave as the reference clock. Moreover, the generated sinusoidal signals should be tunable within the frequency range from 10kHz to 10MHz, and quadrature outputs are demanded for coherent demodulation within the system. A design methodology of sinusoidal oscillator named digital-harmonic-cancellation (DHC) technique is presented. DHC technique is realized by summing up a set of square-wave signals with different phase shifts and different summing coefficient to cancel unwanted harmonics. With a general survey of literature, some sinusoidal oscillators based on DHC technique are reviewed and categorized. Also, the mathematical algorithm behind the technique is explained, and non-ideality effect is analyzed based on mathematical calculation. The prototype is fabricated in OnSemi 0.5um CMOS technology. The experimental results of this work show that it can achieve HD2 is -59.74dB and HD3 is -60dB at 0.9MHz, and the frequency is tunable over 0.1MHz to 0.9MHz. The chip consumes area of 0.76mm2, and power consumption at 0.9MHz is 2.98mW. Another design in IBM 0.18um technology is still in the phase of design. The preliminary simulation results show that the 0.18um design can realize total harmonic distortion of -72dB at 10MHz with the power consumption of 0.4mW. The new design is very competitive with state-of-art, which will be finished with layout, submitted for fabrication and measured later.
2

Ανάπτυξη δομών αρμονικών ταλαντωτών στο πεδίο του υπερβολικού ημιτόνου

Παναγοπούλου, Μαρία 09 May 2012 (has links)
Οι ηλεκτρονικοί αρμονικοί ταλαντωτές είναι βαθμίδες με ευρεία εφαρμογή σε τηλεπικοινωνιακά συστήματα, σε συστήματα επεξεργασίας σήματος και σε ηλεκτρονικά ισχύος. Στην εργασία αυτή, προτείνεται μια νέα γενική τοπολογία ταλαντωτή πολλαπλών φάσεων, η οποία λειτουργεί στο πεδίο του υπερβολικού ημιτόνου. Κύρια πλεονεκτήματα είναι η δυνατότητα λειτουργίας σε περιβάλλον χαμηλής τάσης τροφοδοσίας και η ηλεκτρονική ρύθμιση της συμπεριφοράς του ταλαντωτή. Ως παράδειγμα σχεδίασης δίνεται ένας αρμονικός ταλαντωτής πολλαπλών φάσεων εξόδου 3ης/6ης τάξης, που η εξομοίωση της λειτουργίας του έγινε με τη χρήση του λογισμικού Analog Design Environment της Cadence. / Electronic harmonic oscillators are stages with wide application in telecommunication systems, in signal processing systems and power electronics. In this project, a new multiphase oscillator topology is proposed, designed to operate in sinh domain. Main advantages are the ability to operate at low voltage and the electronic tuning of the oscillator’s behavior. A multiphase sinusoidal oscillator, 3rd/6th order, is given as an example. The validity of the proposed methods is verified through simulation results using the Cadence Analog Design Environment software.

Page generated in 0.0879 seconds