This thesis focuses on the analysis theory, circuit design, simulations, and chip measurements of the transfer stage in the continuously error-trimming comparator-based switched-capacitor charge transfer stage in the cyclic redundant-sign-digit (RSD) algorithm.
Capacitor mismatching remains an insurmountable factor for switched-capacitor circuit designers. To correct errors which result from the capacitor mismatching, a continuous error-trimming circuit is generalized from a typical CBSC circuit. The
analysis theory of the error-trimming operation describes the effects of the error-trimming circuit in the CBSC circuit, as well as the guidelines for trimming. The error-trimming operation is able to tune the gain and virtual condition of the charge transfer stage for canceling the gain and offset errors. The circuit is designed, with the 0.35£gm 2-poly 4-metal TSMC process, in fully integral circuits. The circuit is
simulated by a matlab simulator and an online Cadence Spectre simulator, to confirm how the operation works. Finally, chip measurements are recorded for verification and simulation comparisons.
| Identifer | oai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0811109-143534 |
| Date | 11 August 2009 |
| Creators | Chang, Li-Shen |
| Contributors | Jia-Jin Chen, Robert Rieger, Jih-Ching Chiu, Tsang-Ling Hsu |
| Publisher | NSYSU |
| Source Sets | NSYSU Electronic Thesis and Dissertation Archive |
| Language | English |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0811109-143534 |
| Rights | campus_withheld, Copyright information available at source archive |
Page generated in 0.0022 seconds