Component design for a proposed 60 GHz short-range low-power high-data-rate On-Off Keying receiver in a 90 nm CMOS process is presented. The advances in RFCMOS and the commercial need for high data-rate wireless links are discussed as the enabling technology and motivation for research into the development of 60 GHz CMOS radios for wireless personal area networks.
System level calculations are presented validating the feasibility of the proposed receiver topology for its target application. The design and simulation results of a 60 GHz low noise amplifier, 60 GHz direct-conversion demodulator (which has generated an invention disclosure), and a baseband amplifier are discussed in detail. Also presented is a discussion of device modeling techniques for millimeter-wave designs. Measured results are presented for the demodulator. Finally, recommendations for future work are presented.
| Identifer | oai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/29723 |
| Date | 03 June 2008 |
| Creators | Juntunen, Eric Andrew |
| Publisher | Georgia Institute of Technology |
| Source Sets | Georgia Tech Electronic Thesis and Dissertation Archive |
| Detected Language | English |
| Type | Thesis |
Page generated in 0.0025 seconds