Traditional transfer function of integrators have warping effect in high frequency, this isn¡¦t good for make filter circuit. In reference[3] they mention a new transfer function to improve this error, but we found that the design of the previous circuit doesn¡¦t conform to the new transfer function.
In this thesis, a different structure of integrator is presented, it use the method of double sampling to realize the modified bilinear transfer function, in addition, we also add a grounded-gate amplifier to decrease the input impedance and dummy switch technique what can reduce the charge injection error, then we use the central circuit to make the second order bandpass filter.
The proposed circuit employ Hspice to simulate and design the form of the circuit layout, then use TSMC 0.35£gm CMOS process to make chip. The sampling frequency is 10MHz, the central frequency is 1MHz, and the power consumption is 1.78mW.
| Identifer | oai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0125111-164403 |
| Date | 25 January 2011 |
| Creators | Lai, Kai-hsin |
| Contributors | Tzyy-Sheng Horng, Chia-Hsiung Kao, Ko -Chi Kuo |
| Publisher | NSYSU |
| Source Sets | NSYSU Electronic Thesis and Dissertation Archive |
| Language | English |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0125111-164403 |
| Rights | off_campus_withheld, Copyright information available at source archive |
Page generated in 0.0017 seconds