A digital logic circuit tends to become slower if the voltage (VDD) level drops below the normal VDD level. Because of this, the required data will not have settled before the arrival of the clock edge. This results in an incorrect sampling of the data leading to a functional failure of the chip. This thesis proposes a clock controller circuit which solves this issue. It consists of a voltage monitoring circuit to track the variations in the VDD level, a frequency multiplier and divider, and a selector logic circuit that outputs a particular frequency depending upon the VDD range in which the chip is operating. / text
| Identifer | oai:union.ndltd.org:UTEXAS/oai:repositories.lib.utexas.edu:2152/ETD-UT-2010-08-2010 |
| Date | 21 December 2010 |
| Creators | Chhatbar, Jigar Chandrakant |
| Source Sets | University of Texas |
| Language | English |
| Detected Language | English |
| Type | thesis |
| Format | application/pdf |
Page generated in 0.0018 seconds