AN ABSTRACT OF THE THESIS OF Zeeshan Ahmed Bashir, for the Masters of Science degree in Electrical and Computer Engineering, presented on 29th June 2015, at Southern Illinois University Carbondale TITLE: MSB FIRST ARITHMETIC CIRCUIT FOR MOTION ESTIMATION MAJOR PROFESSOR: Dr. Haibo Wang This thesis presents a novel design of arithmetic circuits that perform computation from MSB to LSB in a serial manner. In the MSB first serial computation, the result is gradually refined along the computation cycles. If the result is used to do a comparison with a threshold, such as in motion estimation applications, it is possible to draw the comparison conclusion in the middle of the computation and subsequently skip the rest of the computation. Thus the MSB-first serial computation potentially results in significant power reduction, making them attractive to low power applications. Unlike the existing MSB-first design that uses redundant number system, the proposed design is based on the widely used 2’ complementary number system, making the proposed circuits more compact and consuming less power as compared to the existing circuits that use signed digital bit numbers. The proposed arithmetic circuits have been used to implement variable block size motion estimation (VBSME) circuits, including block sizes of 4x4, 8x4, 8x8, 8x16 and 16x16 on a Xilinx Spartan 6 FPGA device. The performance of the proposed design is compared with the design based on existing MSB-first arithmetic circuit. The comparison shows the proposed design consumes significantly less power compared to the reference design.
| Identifer | oai:union.ndltd.org:siu.edu/oai:opensiuc.lib.siu.edu:theses-2737 |
| Date | 01 August 2015 |
| Creators | Bashir, Zeeshan Ahmed |
| Publisher | OpenSIUC |
| Source Sets | Southern Illinois University Carbondale |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | Theses |
Page generated in 0.0018 seconds