Return to search

Mechanisms for hiding communication latency in data parallel architecture

No description available.
Identiferoai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/15609
Date12 1900
CreatorsGarg, Vivek
PublisherGeorgia Institute of Technology
Source SetsGeorgia Tech Electronic Thesis and Dissertation Archive
Detected LanguageEnglish
TypeDissertation
RightsAccess restricted to authorized Georgia Tech users only.

Page generated in 0.0014 seconds