Return to search

Hardware Implementation and Analysis of Temporal Interference Mitigation : A High-Level Synthesis Based Approach

abstract: The following document describes the hardware implementation and analysis of Temporal Interference Mitigation using High-Level Synthesis. As the problem of spectral congestion becomes more chronic and widespread, Electromagnetic radio frequency (RF) based systems are posing as viable solution to this problem. Among the existing RF methods Cooperation based systems have been a solution to a host of congestion problems. One of the most important elements of RF receiver is the spatially adaptive part of the receiver. Temporal Mitigation is vital technique employed at the receiver for signal recovery and future propagation along the radar chain.

The computationally intensive parts of temporal mitigation are identified and hardware accelerated. The hardware implementation is based on sequential approach with optimizations applied on the individual components for better performance.

An extensive analysis using a range of fixed point data types is performed to find the optimal data type necessary.

Finally a hybrid combination of data types for different components of temporal mitigation is proposed based on results from the above analysis. / Dissertation/Thesis / Masters Thesis Computer Engineering 2020

Identiferoai:union.ndltd.org:asu.edu/item:62725
Date January 2020
ContributorsSiddiqui, Saquib Ahmad (Author), Bliss, Daniel (Advisor), Chakrabarti, Chaitali (Committee member), Ogras, Umit (Committee member), Jayasuriya, Suren (Committee member), Arizona State University (Publisher)
Source SetsArizona State University
LanguageEnglish
Detected LanguageEnglish
TypeMasters Thesis
Format80 pages
Rightshttp://rightsstatements.org/vocab/InC/1.0/

Page generated in 0.061 seconds