Return to search

Micro-scheduling and its interaction with cache partitioning

The thesis explores the sources of energy inefficiency in asymmetric multi- core architectures where energy efficiency is measured by the energy-delay squared product. The insights gathered from this study drive the development of optimized thread scheduling and coordinated cache management strategies in an important class of asymmetric shared memory architectures. The proposed techniques are founded on well known mathematical optimization techniques yet are lightweight enough to be implemented in practical systems.

Identiferoai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/41167
Date05 July 2011
CreatorsChoudhary, Dhruv
PublisherGeorgia Institute of Technology
Source SetsGeorgia Tech Electronic Thesis and Dissertation Archive
Detected LanguageEnglish
TypeThesis

Page generated in 0.0017 seconds