A Rail to Rail Differential Control Delay Line using multi-band technology can provide wider range on a delay-locked loop (DLL) is proposed in this thesis. Delay-Locked Loops (DLLs) have been widely used for clock deskew instead of Phase-Locked Loop (PLLs) because of easy design and inherent stable.
The main object of this thesis is the description and discussion in Delay-Locked Loop and Rail to Rail Differential Control Delay Line; uses TSMC 0.18£gm 1P6M CMOS process to design a 70 MHz¡ã750 MHz DLL and the supply voltage is 1.8V.
This thesis is characterized by utilizing rail to rail input to reduce noise interference and enhance the signal integrity¡]low distortion, low noise, low power and high gain¡^.By the phase selection circuit is used to extend operation frequency. The operate frequency range of DLL is 70MHz to 750MHz, the power consumption of the Entire system is less than 32mW. The phase error is 10 ps at 70MHz and <10 ps at 750MHz in lock. The proposed DLL can provide wider range and lower jitter in this thesis.
| Identifer | oai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0812110-140803 |
| Date | 12 August 2010 |
| Creators | Tsai, Yi-Sing |
| Contributors | Chia-Hsiung Kao, Ko-Chi Kuo, Chia-Ling Wei, Shiann-Rong Kuang |
| Publisher | NSYSU |
| Source Sets | NSYSU Electronic Thesis and Dissertation Archive |
| Language | English |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0812110-140803 |
| Rights | not_available, Copyright information available at source archive |
Page generated in 0.0022 seconds