Return to search

Parallel test techniques for multi-chip modules

No description available.
Identiferoai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/13863
Date08 1900
CreatorsSasidhar, Koppolu
PublisherGeorgia Institute of Technology
Source SetsGeorgia Tech Electronic Thesis and Dissertation Archive
Languageen_US
Detected LanguageFrench
TypeDissertation
Format241 bytes, text/html
RightsAccess restricted to authorized Georgia Tech users only.

Page generated in 0.0015 seconds