This thesis considers the problem of reconstructing system level behavior of an SoC design from a partially observed signal trace. Solving this problem is a critical activity in post-silicon validation, and currently depends primarily on human creativity and insights. In this thesis, we provide algorithms to automatically infer system level flows from incomplete, ambiguous, and noisy trace data. This thesis also demonstrates the approach on two case studies, a multicore SoC model developed within the within the GEM5 environment, and a cycle accurate register transfer level model of a similar SoC design.
Identifer | oai:union.ndltd.org:USF/oai:scholarcommons.usf.edu:etd-7672 |
Date | 18 October 2016 |
Creators | Cao, Yuting Cao |
Publisher | Scholar Commons |
Source Sets | University of South Flordia |
Detected Language | English |
Type | text |
Format | application/pdf |
Source | Graduate Theses and Dissertations |
Rights | default |
Page generated in 0.0014 seconds