Printed Circuit Board Design for Frequency Disturbance Recorder

The FDR (Frequency Disturbance Recorder) is a data acquisition device for the power system. The device is portable and can be used with any residential wall outlet for frequency data collection. Furthermore, the FDR transmits calculated frequency data to the web for access by authorized users via Ethernet connection. As a result, Virginia Tech implemented Frequency Monitoring Network (FNET) with these FDR devices. FNET is a collection of identical FDRs placed in different measurement sites to allow for data integration and comparison. Frequency is an important factor for power system control and stabilization. With funding and support provided by ABB, TVA and NSF the FDRs are placed strategically all over the United States for frequency analysis, power system protection and monitoring.

The purpose of this study is to refine the current FDR hardware design and establish a new design that will physically fit all the components on one Printed Circuit Board (PCB). At the same time, the software that is to be implemented on the new board is to be kept similar if not the same as that of the current design. The current FDR uses the Axiom CME555 development board and it is interfaced to the external devices through its communication ports. Even through the CME555 board is able to meet the demands of the basic FDR operations, there are still several problems associated with this design. This paper will address some of those hardware problems, as well as propose a new board design that is specifically aimed for operations of FDR. / Master of Science

Identiferoai:union.ndltd.org:VTETD/oai:vtechworks.lib.vt.edu:10919/30917
Date19 January 2006
CreatorsWang, Lei
ContributorsElectrical and Computer Engineering, Liu, Yilu, Centeno, Virgilio A., Conners, Richard W.
PublisherVirginia Tech
Source SetsVirginia Tech Theses and Dissertation
Detected LanguageEnglish
TypeThesis
Formatapplication/pdf
RightsIn Copyright, http://rightsstatements.org/vocab/InC/1.0/
RelationThesis_LeiWang.pdf

Page generated in 0.0021 seconds