Return to search

FPGA implementation of advanced FEC schemes for intelligent aggregation networks

In state-of-the-art fiber-optics communication systems the fixed forward error correction (FEC) and constellation size are employed. While it is important to closely approach the Shannon limit by using turbo product codes (TPC) and low-density parity-check (LDPC) codes with soft-decision decoding (SDD) algorithm; rate-adaptive techniques, which enable increased information rates over short links and reliable transmission over long links, are likely to become more important with ever-increasing network traffic demands. In this invited paper, we describe a rate adaptive non-binary LDPC coding technique, and demonstrate its flexibility and good performance exhibiting no error floor at BER down to 10(-15) in entire code rate range, by FPGA-based emulation, making it a viable solution in the next-generation high-speed intelligent aggregation networks.

Identiferoai:union.ndltd.org:arizona.edu/oai:arizona.openrepository.com:10150/621800
Date13 February 2016
CreatorsZou, Ding, Djordjevic, Ivan B.
ContributorsUniv Arizona, Dept Elect & Comp Engn
PublisherSPIE-INT SOC OPTICAL ENGINEERING
Source SetsUniversity of Arizona
LanguageEnglish
Detected LanguageEnglish
TypeArticle
Rights© 2016 SPIE.
Relationhttp://proceedings.spiedigitallibrary.org/proceeding.aspx?doi=10.1117/12.2214884

Page generated in 0.0019 seconds