21 |
A solution for the general polynomial by an analog techniqueSchweppe, Fred C. January 1956 (has links)
No description available.
|
22 |
The design of a calibration-free multiplying digital-to-analog converterGuenther, Edgar Theodore, 1941- January 1972 (has links)
No description available.
|
23 |
A human performance tracking systemMorgan, Christopher Heddens 12 1900 (has links)
No description available.
|
24 |
Charge-coupled devices for analog-to-digital conversionMichelson, Robert Carroll 12 1900 (has links)
No description available.
|
25 |
Shaping microwave antenna radiation patterns by an aperture-field methodMoseley, Roland Eugene 08 1900 (has links)
No description available.
|
26 |
Analog four-quadrant multiplier using NMOS integrated circuit technologyPeña Finol, Jesús Salvador 08 1900 (has links)
No description available.
|
27 |
The determination of the autocorrelation function of certain random variables on an electronic analogue computerKent, Kenneth Earl 12 1900 (has links)
No description available.
|
28 |
An incremental analog-to-digital converterWilliamson, Frank Robert 08 1900 (has links)
No description available.
|
29 |
Design and development of high CMRR wide bandwidth instrumentation amplifiersSu, Wenjun January 1997 (has links)
No description available.
|
30 |
Signal Processing Techniques for High-speed Chip-to-chip LinksBichan, Mike 20 August 2012 (has links)
This thesis tackles the problem of high-speed data communication over wireline channels. Particular attention is paid to backplane channels which have impedance discontinuities and high-frequency loss. These channels require extra equalization effort in order to produce an open eye diagram at the receiver. Three signal processing techniques were investigated in the pursuit of higher data rates over backplane channels: transmit-side FIR filter equalization with variable tap spacing, bidirectional communication using frequency-division multiplexing, and an ADC-based receiver to provide a capability for non-linear equalization. The ADC presented here is a 5-bit flash ADC intended to be time-interleaved to attain a sufficient data rate. This ADC uses redundant comparators to obtain sufficient resolution without an explicit threshold tuning circuit. A resonant clocking line is used to reduce power and increase the maximum clock frequency.
|
Page generated in 0.0158 seconds