• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 16
  • 10
  • 1
  • Tagged with
  • 30
  • 30
  • 13
  • 10
  • 8
  • 6
  • 6
  • 6
  • 5
  • 5
  • 4
  • 4
  • 4
  • 4
  • 4
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

An evaluation of the junction transistor's power characteristics

Enloe, Howard Lendon, 1935- January 1959 (has links)
No description available.
2

Prediction of transient response of the junction transistor through the use of a modified hybrid-pi model

Wu, Kai-Min. January 1963 (has links)
Thesis (M.S.)--University of Wisconsin--Madison, 1963. / Typescript. eContent provider-neutral record in process. Description based on print version record. Includes bibliographical references (leaves 58-60).
3

The on-demand current gain of the junction transistor

Hau, Shubert Augustine. January 1968 (has links)
Thesis (M.S.)--University of Wisconsin--Madison, 1968. / eContent provider-neutral record in process. Description based on print version record. Includes bibliographical references.
4

The Eccles-Jordan circuit using junction transistors

Jones, Lincoln D. January 1956 (has links)
No description available.
5

Development of a common emitter equivalent circuit for the junction transistor

Sakrison, David J. January 1956 (has links)
No description available.
6

Limitations of junction transistors in switching circuits

Chaudhuri, Bidhu Bhushan, 1931- January 1962 (has links)
No description available.
7

S-parameter modeling of two-port devices using a single, memoryless nonlinearity /

Ditz, Marc William Legori, January 1992 (has links)
Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1992. / Vita. Abstract. Includes bibliographical references (leaves 64-65). Also available via the Internet.
8

The superconductive tunnel junction neurist

Parmentier, Robert D. January 1968 (has links)
Thesis (Ph. D.)--University of Wisconsin--Madison, 1968. / Typescript. Vita. eContent provider-neutral record in process. Description based on print version record. Includes bibliographical references.
9

Planar unijunction transistors for a neuristor realization

Wise, Joseph Brinton, 1941- January 1968 (has links)
No description available.
10

Device based modelling of high current bipolar transistors for the detailed simulation of converter circuits

Prest, Rory Bruce 18 February 2014 (has links)
D.Ing. (Electrical & Electronic Engineering ) / In recent years, bipolar transistors have become available with large current ratings (300A-1DODA). The purpose 01 this study is to analyse the modelling 01 these devices, with a view to applying the results to detailed power electronic circuit design (for example base drive and snubber circuits). In contrast to the many curve-filling approaches existing in this field, a model which correctly represents the physical mechanisms is desirable, in order to characterise the device behaviour with a minimum number of parameters. Existing modelling techniques, which have mostly been developed for low current devices, are examined in detail to determine their validity for high current 8JTs. Alter a survey of the literature, the assumptions contained in the lundamental first order theory are investigated, together with the most important second order ellecls. This is followed by a detailed experimental investigation, to establish the dominant mechanisms for both de and dynamic operation. The behaviour 01 large power devices is dominated by conductivity modulation 01 the lightly doped collector region. This means that the Gummel-Poon model, which is based on ellects in the base is not the most appropriate for high current modelling. II also found that the the simple charge control equation can give accurate results for dynamic modelling. The dynamic saturation region 01 operation is described by a simple model, based on the quantity 01 stored charge. This is an improvement on the currently used Gummel-Poon models. The findings are all incorporated into a new model, which is included in a version of the SPICE network simulation program and then tested experimentally. The importance 01 the reverse conduction mode 01 operation is discussed and some techniques for modelling this region are presented, together with some experimental results. II is shown conclusively that the developed device based approach, models the behaviour of the devices adequately for converter design purposes, over a wide range of operating conditions.

Page generated in 0.1256 seconds