• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 181
  • 36
  • 35
  • 29
  • 21
  • 16
  • 15
  • 10
  • 8
  • 6
  • 5
  • 2
  • 2
  • 1
  • Tagged with
  • 385
  • 385
  • 123
  • 113
  • 108
  • 80
  • 57
  • 55
  • 54
  • 47
  • 46
  • 42
  • 40
  • 39
  • 37
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
11

An ultra low power frequency reference for timekeeping applications /

Oporta, Hector Ivan. January 1900 (has links)
Thesis (M.S.)--Oregon State University, 2009. / Printout. Includes bibliographical references (leaf 31). Also available on the World Wide Web.
12

TuneChip post-silicon tuning of dual-vdd designs /

Bijansky, Stephen. January 1900 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 2008. / Vita. Includes bibliographical references.
13

Sleepy stack a new approach to low power VLSI and memory /

Park, Jun Cheol. January 2005 (has links)
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2006. / Mooney, Vincent J., Committee Chair ; Chatterjee, Abhijit, Committee Member ; Hasler, Paul, Committee Member ; Dorsey, John, Committee Member ; Niemier, Michael, Committee Member.
14

Improved design techniques for low-voltage low-power switched-capacitor delta-sigma modulators

Grilo, Jorge 27 June 1997 (has links)
This dissertation investigates the constraints which arise when switched-capacitor (SC) delta-sigma modulators are designed for low-voltage operation, targeting also low power dissipation, and proposes methods of improving the performance and optimizing for low power dissipation. This is accomplished by identifying critical elements whose performance can lead to increased power dissipation, as well as the fundamental limitations of available analog circuit techniques. A prototype was designed and fabricated, which reflected these findings, and therefore exhibited good performance and nearly optimum power dissipation. One of the key performance parameters is the dc gain of the amplifier in the first stage; it should be high. This is necessary for high linearity and low quantization noise leakage. In low-voltage operation, it may become impractical to use conventional topologies employing cascoding techniques (e.g., folded-cascode) which provide high gain in one single stage. Rather, cascaded structures have to be used. The disadvantage of the latter is the necessity for frequency compensation which results in increased power dissipation. Hence, another objective of this work is to exploit techniques which compensate for the open-loop gain characteristic of the amplifier (dc gain and nonlinearity), thus permitting the utilization of single-stage low-gain topologies. Predictive correlated double sampling is one of such techniques and is analyzed in detail. / Graduation date: 1998
15

Investigation of photodetector optimization in reducing power consumption by a noninvasive pulse oximeter sensor

Pujary, Chirag Jayakar. Unknown Date (has links)
Thesis (M.S.)--Worcester Polytechnic Institute. / Keywords: Biome, pulse oximeter, wearable sensors, telemedicine. Includes bibliographical references (leaves 115-119 ).
16

A Low-Voltage, Highly Linear, and Tunable Triode Transconductor

Wu, Hsing-Hui 01 August 2007 (has links)
In this thesis, a novel low-voltage, highly linear and tunable triode transconductor is introduced. The proposed transconductor with new structure is based on constant drain-source voltage method to operate at low-voltage. The proposed transconductor achieves wide linear input range up to 1.5V at 1.8V supply voltage and the total harmonic distortion is -61dB at 0.7Vpp. The design uses TSMC 0.18£gm CMOS technology and supply voltage as low as 1.6V. Moreover, it possesses large transconductance tuning range from 220£gS to 869£gS and also keeps the wide linear input range.
17

Dynamic phase controller for flicker mitigation

Wang, Chau-Shing, January 2003 (has links)
Thesis (Ph. D.)--University of Missouri-Columbia, 2003. / Typescript. Vita. Includes bibliographical references (leaves 111-118). Also available on the Internet.
18

Dynamic phase controller for flicker mitigation /

Wang, Chau-Shing, January 2003 (has links)
Thesis (Ph. D.)--University of Missouri-Columbia, 2003. / Typescript. Vita. Includes bibliographical references (leaves 111-118). Also available on the Internet.
19

High gain low power operational amplifier design and compensation techniques /

Li, Lisha, January 2007 (has links) (PDF)
Thesis (Ph. D.)--Brigham Young University. Dept. of Electrical and Computer Engineering, 2007. / Includes bibliographical references (p. 117-121).
20

Cache design for low power and yield enhancement

Mohammad, Baker Shehadah. January 1900 (has links)
Thesis (Ph. D.)--University of Texas at Austin, 2008. / Vita. Includes bibliographical references.

Page generated in 0.0654 seconds