• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 13
  • 3
  • 3
  • 3
  • 3
  • 3
  • 3
  • 3
  • 2
  • 1
  • 1
  • Tagged with
  • 24
  • 15
  • 7
  • 6
  • 4
  • 4
  • 4
  • 3
  • 3
  • 3
  • 3
  • 3
  • 2
  • 2
  • 2
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
11

High level language interpreter

Wilk, Jan J. M. January 1977 (has links)
No description available.
12

A translator converting symbolic microprogram into microcodes

Lin, Wen-Tai January 1981 (has links)
No description available.
13

A symbolic execution framework for algorithm-level modelling and verification of computer microarchitecture

Hanna, Ziyad January 2011 (has links)
This dissertation addresses the challenge of modelling and functional verification for com- plex computer micro-architecture designs. It is evident that the emerging span and com- plexity of new computer architectures outstrip existing design modelling and verification methods. Several attempts in industry and academia, including High Level Modelling, still do not scale to address this problem. Typically they lack precise and clear language semantics for formal analysis, and do not have native support for concurrency, or the design language and methodology do not fit. Therefore, the gap between what current solutions provide and what industry needs is increasing. In this research we aim to leap ahead of the common incremental research in this area, and develop a new framework for algorithm level modelling and verification. We introduce a high level and executable Architectural Specification Language (ASL) for modelling the functional behaviour of the architectural algorithms. The semantics of our models is based on the theory of Abstract State Machines with synchronous parallel execution and finite choice, which we find naturally suitable for hardware modelling. Our framework is also powered by native symbolic execution algorithms for enabling high- level verification, design explorations and refinement checks of the high level models down to the design implementation. We developed a new framework that implements our ideas through ASL and supports symbolic execution. We demonstrate the utility of our language and symbolic execu- tion on examples and case studies in various modelling domains, and show a promising framework and methodology. We believe our approach will make it easier to explore micro-architectural algorithm behavior and easier to validate this using dynamic or formal techniques, thus yielding a promising attack on the modelling and verification problem, and enabling more productive convergence to high quality implementations.
14

The design and construction of an asynchronous programmable control structure

North, Donald Neil, Guyer, James Marriott January 1975 (has links)
Thesis. 1975. B.S.--Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. / Bibliography: leaf 104. / by Donald N. North and James M. Guyer. / B.S.
15

Micro-Processor to CRT interface

Mery, Hector Ernesto, 1941- January 1976 (has links)
No description available.
16

An adaptation of microprogramming to event detection /

Lalonde, Paul January 1976 (has links)
No description available.
17

An adaptation of microprogramming to event detection /

Lalonde, Paul January 1976 (has links)
No description available.
18

Sequential Binary Decision Machines : Theory, Design and Applications

Baracos, Paul Constantine January 1987 (has links)
Note:
19

Neural preprocessing and control of reactive walking machines : towards versatile artificial perception-action systems /

Manoonpong, Poramate. January 2007 (has links)
A aussi paru sous forme de thèse: Siegen, Univ., 2006.
20

PROTEUS, a microprogrammable, multiprocessor computer

Kesselman, Joseph Jay January 1982 (has links)
Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1982. / MICROFICHE COPY AVAILABLE IN ARCHIVES AND ENGINEERING / by Joseph Jay Kesselman Jr. / B.S.

Page generated in 0.0884 seconds