441 |
Design rule representation within a hardware design systemAude, J. S. January 1986 (has links)
No description available.
|
442 |
GibberJohnston, Ian Andrew January 1988 (has links)
No description available.
|
443 |
Construction of smooth closed surfaces by piecewise tensor product polynomialsPiah, Abd Rahni bin Mt January 1993 (has links)
No description available.
|
444 |
Blank shape analysis for heavy gauge metal formingStevens, Peter Roderick January 1989 (has links)
No description available.
|
445 |
The application of information systems analysis to the activity of the design of complex systemsFinkelstein, A. C. W. January 1985 (has links)
No description available.
|
446 |
Computer-aided detection systems for HPLC : Development, assessment and application of digital techniques for peak purity validation in HPLC utilising photodiode array detectionMarr, J. G. D. January 1988 (has links)
No description available.
|
447 |
A computer aided method for preliminary design of SWAITH shipsMacGregor, James R. January 1989 (has links)
No description available.
|
448 |
Automated support for the implementation phase of the software development cycle : an investigationStobart, Simon January 1997 (has links)
No description available.
|
449 |
Incorporating Physical Information into Clustering for FPGAsChen, Doris Tzu Lang January 2007 (has links)
The traditional approach to FPGA clustering and CLB-level placement has been shown to yield significantly worse overall placement quality than approaches which allow BLEs to move during placement. In practice, however, modern FPGA architectures require computationally-expensive Design Rule Checks (DRC) which render BLE-level placement impractical.
This thesis research addresses this problem by proposing a novel clustering framework
that produces better initial clusters that help to reduce the dependence on BLE-level placement. The work described in this dissertation includes: (1) a
comparison of various clustering algorithms used for FPGAs, (2) the introduction of a novel hybridized clustering framework for timing-driven FPGA clustering, (3) the addition of physical information to make better clusters, (4) a comparison of the implemented approaches to known clustering
tools, and (5) the implementation and evaluation of cluster improvement heuristics. The proposed techniques are quantified across accepted benchmarks and show that the implemented DPack produces results with 16% less wire length, 19% smaller minimum channel
widths, and 8% less critical delay, on average, than known academic tools. The hybridized approach, HDPack, is found to achieve 21% less wire length, 24% smaller minimum channel widths, and 6% less critical delay, on average.
|
450 |
A computer-based methodology for advising the designer regarding assembly automationSwift, K. G. January 1985 (has links)
No description available.
|
Page generated in 0.0446 seconds